I. Introduction
As a current-mode active device, the differential voltage current conveyor (DVCC) has the advantages of both the second-generation current conveyor (CCII) (such as large signal bandwidth, great linearity, and wide dynamic range) and the differential difference amplifier (DDA) (such as high input impedance and arithmetic operation capability) [1] . This element is a versatile building block whose applications appear in the literature [1] - [7] . Many voltage-mode multifunction filters using current conveyors have been proposed [8] - [12] . However, these configurations require at least four active components.
In 2003, Chang and others proposed a voltage-mode multifunction filter with a single input and four outputs [13] . In 2004, Horng and others proposed another multifunction filter with a single input and three outputs [14] . However, with these two proposed configurations only three standard filter signals can be simultaneously obtained. In 2006, Horng and others. proposed four voltage-mode universal biquadratic filters with a single input and five outputs [15] . The proposed circuits can realize highpass (HP), bandpass (BP), lowpass (LP), bandreject (BR), and allpass (AP) simultaneously, but need a componentmatching condition to realize the AP filter response. Also, each of the proposed circuit employs many more passive components.
In 2007, Chen [16] proposed another voltage-mode universal biquadratic filter with a single input and five outputs using two differential difference current conveyors (DDCCs), two grounded capacitors, and three resistors. The circuit uses one Z+ output device, whereas the proposed circuit uses two Z outputs. The circuit uses three Y inputs, whereas the proposed circuit uses only two Y inputs. The two capacitors in each of the two DVCCs are similarly positioned at the Z output terminals. The circuit in [16] can realize the AP filter without any component-matching condition. However, it needs to make capacitor C 1 float and insert another voltage input signal V in into the floating terminal of capacitor C 1 . In this paper, the proposed circuit also can realize the AP filter without any component-matching condition and still employ the grounded capacitor, unlike the biquad reported in [16] .
On the other hand, some universal voltage-mode biquads with multiple inputs and one output have been proposed [17] - [24] . However, these configurations cannot be realized by using only grounded capacitors. Also, they suffer from either inverting-type input signals or component-matching conditions. In 2003, Chang and Chen [25] proposed a universal voltagemode filter with three inputs and a single output. The circuit has additional advantages, such as the employment of only grounded capacitors, no need for inverting-type input signals, and no need for component-matching conditions. However, it still suffers from orthogonal control of ω o and Q. In this paper, the proposed circuit has the same advantages reported by Chang and Chen [25] in addition to one more important advantage-orthogonal control of ω o and Q. The proposed new circuit offers the following features: (i) simultaneous realization of LP, BP, HP, BR, and AP responses with the single-input five-output or three-input two-output in the same configuration; (ii) the employment of all grounded capacitors; (iii) no need to employ inverting-type input signals; (iv) no need to impose component choice; (v) orthogonal control of the ω o and Q; and (vi) low active and passive sensitivity performance. In Table 1 , the main features of the proposed new circuit are compared with those of previous works. 
II. The Proposed Circuit
The block diagram of the DVCC is shown in Fig. 1 and its terminal relations are given by 
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From the above matrix form, the following five output voltages can be derived: 
where
Depending on the status of the three biquad input voltages, V i1 , V i2 , and V i3 , numerous filter functions are obtained. There are two cases shown as follows.
It can be seen from (9) to (13) 
Obviously, from (9) to (15), it can be seen that the proposed circuit is a universal voltage-mode filter, too. Also, (9) to (15) demonstrate that the BP gain constant H BP , the LP gain constant H LP , the BR gain constant H BP , the first HP gain constant H HPI , the second HP gain constant H HP2 , and the AP gain constant H AP are given by 
The o ω and Q can be properly controlled by G 1 and/or G 2 and G 3 , in that order.
From cases 1 and 2, we can note that the proposed circuit can act as a universal voltage-mode with single input and five outputs and can realize voltage-mode BR, LP, BP, and two HP filter signals from the five output terminals, without any component-matching conditions. When another input signal is inserted into the circuit, the AP filter response can be easily realized without any component-matching condition. On the other hand, it also can act as a universal voltage-mode filter with three inputs and two outputs and can realize five generic voltage-mode filter signals from the same configuration without any component-matching conditions and invertingtype voltage input signals to realize all of the filter responses. Obviously, the filter configuration with multiple inputs and multiple outputs seems to be more suitable than a single input and multiple outputs configuration or the multiple inputs and a single output configuration.
III. Effect of Non-idealities
Equations (3) to (17) have been obtained by considering the ideal description of the DVCC. Ports Y 1 and Y 2 exhibit an infinite input resistance. Port X exhibits zero input resistance and the output ports Z 1 and Z 2 show an infinite output resistance. Practically, when implementing the active element using transistors, these resistances assume some finite value depending upon the device parameters. Similarly, the high frequency effects also need to be accounted for by assuming capacitances at these ports. The non-ideal DVCC symbol with various parasitic elements is shown in Fig. 3 . It is shown that port X exhibits low-value parasitic serial resistance Rx, and ports Y 1 and Y 2 exhibit high-value parasitic resistance R Y1 and R Y2 , respectively. The ports Z 1 and Z 2 exhibit high-value parasitic resistance R Z1 and R Z2 in parallel with low-value capacitors C Z1 and C Z2 . It is to be noted that the proposed circuit employs resistors at the X terminals of the DVCCs; therefore, most of the parasitic R x can be easily merged.
Taking the non-idealities of the DVCC into account, the relationships of the terminal voltages and currents can be rewritten as 
, and ) ( 2 s k β can be approximated by LP functions, which can be considered to have a unity value for frequencies much lower than their corner frequencies [3] - [7] . By assuming the circuit is working at frequencies much lower than the corner frequencies of ), 
The resonance angular frequency o ω and quality factor Q are obtained by 
IV. Simulation Results
Finally, to verify the theoretical prediction of the proposed biquad circuit, a simulation using H-Spice with a TSMC 0.25 µm process [26] was performed. The symmetrical cascaded CMOS implementation of the DVCC is shown in Fig. 4 [4] with the NMOS and PMOS transistor aspect ratios ) Figure 5 shows the simulated amplitude responses for the BR, LP, BP, and two HP filters of Fig. 2 with V i2 =V i3 =0, and V il =V in . Figure 6 shows the simulated amplitude and phase responses for the AP filter at the output V o3 of Fig. 2 with V i3 =0, and V i1 =V i2 =V in . Figure 7 shows the simulated amplitude responses for the BR, LP, BP, and HP filters in case 2 of Fig. 2 . As can be seen, there is a close agreement between theory and simulation. 
V. Conclusion
In this paper, a new universal voltage-mode filter was proposed. The proposed circuit can be used as either a threeinput two-output universal filter or single-input five-output multifunction filter with the same topology. It is more versatile than the universal one with a single input and multiple outputs or the universal one with multiple inputs and one or two outputs. Moreover, the proposed circuit still offers the following advantages: (i) the employment of two grounded capacitors, (ii) no need to employ inverting-type input signals, (iii) no need to impose component choice, (iv) orthogonal control of o ω and Q, and (v) low active and passive sensitivity performance. H-Spice simulations with TSMC 0.25 µm process and V 1.25 ± supply voltages confirm the theoretical predictions.
